Binary Adder Architectures for Cell-Based VLSI and their Synthesis
ثبت نشده
چکیده
xi Zusammenfassung xiii
منابع مشابه
Fast Low-Energy VLSI Binary Addition
This paper presents novel architectures for fast binary addition which can be implemented using multi-plexers only. Binary addition is carried out using a fast redundant-to-binary converter. It is shown that appropriate encoding of the redundant digits and re-casting the binary addition as a redundant-to-binary conversion reduces the latency of addition from Wt fa to Wt mux where t fa and t mux...
متن کاملHomogeneous VLSI structures for high speed digital signal processing using number theoretic techniques
Exact computations, performed with residues, occur in Number Theoretic Transforms and Residue Number System implementations. Once thought awkward to implement with standard logic circuits, the application of efficient small lookup tables, constructed with pipelined dynamic ROM's, allows very efficient construction of hardware ideally suited to residue operations. Linear DSP operations that are ...
متن کاملHomogeneous VLSI Structures for Finite Ring Computations1
This paper discusses the basic concepts, and presents some preliminary results, of an approach towards the development of homogeneous arrays for massively parallel VLSI computation of Digital Signal Processing algorithms. The generation of such arrays is made possible by computing over finite rings, rather than weighted magnitude systems, such as binary, and by performing the computations at th...
متن کاملImplementation and Performance Evaluation of Prefix Adders uing FPGAs
Parallel Prefix Adders have been established as the most efficient circuits for binary addition. The binary adder is the critical element in most digital circuit designs including digital signal processors and microprocessor data path units. The final carry is generated ahead to the generation of the sum which leads extensive research focused on reduction in circuit complexity and power consump...
متن کاملA Bit-Serial Reconfigurable VLSI Based on a Multiple-Valued X-Net Data Transfer Scheme
A multiple-valued data transfer scheme using X-net is proposed to realize a compact bit-serial reconfigurable VLSI (BS-RVLSI). In the multiple-valued data transfer scheme using X-net, two binary data can be transferred from two adjacent cells to one common adjacent cell simultaneously at each “X” intersection. One cell composed of a logic block and a switch block is connected to four adjacent c...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1997